Introduction
Up to now, many efforts have been continuously channeled toward the development of oxidation techniques on the III-V compounds for GaAs-based device application, which include thermal oxidation [1] [2] [3] [4] [5] [6] [7] , chemical anodization [8] [9] [10] [11] [12] , photochemical oxidation [13] [14] [15] [16] , plasma oxidation [17] [18] [19] [20] , Ga 2 O 3 grown by molecular beam epitaxy (MBE) [21] [22] [23] , Al 2 O 3 grown by atomic layer deposition (ALD) [24] , oxidized GaAs or InAlAs prepared by ultraviolet and ozone [25] [26] [27] , and so on. Although the electrical quality of the GaAs-based MOS structures demonstrated to date is not as good as those obtained from the more mature SiO 2 /Si system, some of them have yielded promising results for electronic and optoelectronic applications. However, the growth of oxides on the III-V surface is more complex than that on Si. Most of these methods require condensed gases, energy sources (such as excited plasma, electric potential, or optical illumination) or ultrahigh vacuum chamber, and so on, which complicate the oxidation process. In the past years, a technique named liquid phase oxidation (LPO) [28] on GaAs-based materials operated at low temperature (30 o C to 70 o C) has been proposed and investigated. Much progress has been made to form a high-quality oxide on GaAs, for example, the mechanism and kinetics of oxidation [29] , fabrication of GaAs MOSFET [30] , pre-treatment and post-oxidation annealing of the oxide [31, 32] , and GaAs-based devices [33, 34] . The oxidation takes place through the in-diffusion of oxygen at the semiconductor-oxide interface, where a fresh interface at the original semiconductor surface is achieved. This is an easy, economic, and low-temperature method to grow uniform and smooth native oxide films on GaAs-based materials. Utilizing the electroless technique, neither vacuum, gas condensation equipment, nor an assisting energy source is needed. Meanwhile, the technique has potential advantages for electronic and optical device applications due to its substantial flexibility in device heterostructure designs and fabrications. Another purpose of the work is to use the photoresist (PR) or metal as a mask for selective oxide growth on InAlAs with the low-cost, low-temperature LPO method. PR is widely utilized for photolithography processes and can be used as a mask for some device fabrication processes. However, the appearance of inherent problems such as flowing, outgassing, or blistering makes the PR unstable and useless at a high temperature [35] . The pH values of the aqueous oxidation solution for the LPO system range approximately from 5 to 3. Within the temperature and pH range, the PR is very stable. Utilizing the LPO method, the proposed application uses the PR as a stable mask for selective oxide growth on InAlAs. InAlAs/InGaAs metamorphic high electron mobility transistors (MHEMTs) on GaAs substrates are characterized by high gains and low noise in millimeter-wave applications. They provide promising advantages over the structures grown on InP substrates, since they are less expensive, less fragile, and are available on a large scale. Meanwhile, efforts have been substantially devoted on the improvement of the instability and breakdown voltage. To solve the first problem, InP [36] or InGaP [37] has been used to achieve long-term reliability and to act as an etch-stop layer in a selective-etch recessed-gate process. However, if the InP is used as a Schottky layer, a special structure must be involved to enhance the Schottky barrier height on InP, which may still suffer from the high gate leakage issue. For the second problem, the composite channel [38] or the doped channel [39] has been used to overcome the small bandgap energy of the InGaAs channel. Aside from this, higher aluminum content in the InAlAs Schottky layer also induces a gate leakage issue, which causes the deterioration of device performance, especially when operating at higher bias conditions. In conventional HEMT device, the undoped Schottky layer was used as the gate insulator, operating in a MIS transistor-like mode [40, 41] . Further improvement in leakage current and breakdown voltage for Schottky gate HEMT can be surmounted by using oxide film as an insulator between the two-dimensional electron gas (2DEG) channel and the gate electrode. The MOS-HEMT not only has the advantages of the MOS structure but also has the high-density, high-mobility, 2DEG channel. In addition, a very low interface trap density is needed in the oxide-semiconductor interface for MOSFET, however, which is different from the 2DEG channel positioned away from the oxide film with a barrier layer for MOS-HEMT in this study. When a negative voltage is applied to the gate, the electrons are depleted from a triangular quantum well. In this case, the vertical electric field points from the channel towards the gate electrode. As a result, some of the holes that are produced during impact ionization can get across the InAlAs barrier layer and are collected easily at the gate electrode without oxide film. Further discussion of impact ionization will follow later in context. When gate bias is made more positive, the bands straighten out and the vertical field drops. When the gate is more positively biased, the electrons are accumulated in a rectangular quantum well [34] . In order to achieve a better performance for InAlAs/InGaAs HEMTs, such as a smaller leakage current and higher breakdown voltage, one has to understand the mechanism of gate leakage and find the optimal device parameters. In this work, a thin InAlAs native oxide layer prepared by means of LPO as the gate dielectric for a 0.65 μm InAlAs/InGaAs MOS-MHEMT application is demonstrated.
www.intechopen.com
Selective Oxidation on High-Indium-Content InAlAs/InGaAs Metamorphic High-Electron-Mobility Transistors 135
Experimental

Liquid phase oxidation
For the LPO method, the most important and fundamental procedure is to prepare the growth solution. First, gallium-ion-containing nitric acid solution is obtained by the sufficient dissolution of high purity (6N) gallium metal in hot (60 o C) and concentrated nitric acid (70%) for more than 8 h and is then diluted with de-ionized (DI) water, ready for use. The second process is the pH adjustment of the solution, which is yet another critical process for the LPO method. The adjustment processes are performed by adding diluted ammonia water solution into the nitric acid solution. The pH value of the solution is usually adjusted within the range of 4.0 to 5.0, found to be the optimum initial pH value for oxidation. Finally, a clear solution is obtained by filtration with a pore size less than 0.1 μm. Figure 1 shows the simple growth system for LPO which consists of a temperature-controller heater and a pH meter. The GaAs-based wafers were first cleaned by organic solvents, followed by polishing and etching to remove the contaminants and residual oxides. These as-received wafers were prepared with minimized defect density before transferring into the LPO system. The oxidation procedure is performed by simply immersing the as-received wafers into the growth solution at a constant temperature. Moreover, in order to ensure the growth of uniform oxide layers, it is necessary to stir the growth solution and monitor the pH value during the oxidation. Without stirring the growth solution, the uniformity of the as-grown oxide will be relatively poor. Using the method described above, the wafers were oxidized at a constant temperature of 50 o C and finally rinsed by DI water and dried in nitrogen. 
Temperature
Selective oxidation on InAlAs
The selective oxidation process is schematically illustrated in Fig. 2 . After etching the InGaAs capping layer, the PR was coated on the InAlAs layer, and the pattern of which was www.intechopen.com
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designed by the photolithographic processes. Then the sample was transferred into the growth solution for oxidation. An oxide layer can be grown only on a bare InAlAs surface that is not covered by PR. Since the oxidation occurs only at the oxide-semiconductor interface, the hetero deposition of films on PR can be avoided. After removing the PR, the final selectively oxidized structure can be obtained. As shown in Fig. 3 , a high contrast between InAlAs and oxide layer on the top surface can be seen by the scanning electron microscopy (SEM) image. Similar results can also be observed by using metal masks (e.g., Au/Ge/Ni, Au, etc.) for selective oxidation. In this study, the MHEMT epitaxial structure was grown by metal-organic chemical vapor deposition (MOCVD) on a semi-insulating GaAs substrate as shown in Fig. 4 room-temperature Hall mobility and sheet carrier concentration were 7000 cm 2 /Vs and 2 10 12 cm -2 , respectively. The MOS-MHEMT fabrication started with mesa isolation by wet etching down to the buffer layer. The ohmic contacts of the Au/Ge/Ni metal were deposited by evaporation, and were then patterned by lift-off processes, followed by rapid thermal annealing. The gate recess was etched by the citric buffer etchant which was composed of the volume ratio of CA:H 2 O 2 = 1:1 (CA was made by mixing the monohydrate citric acid and H 2 O of 1:1 by weight) [42] . This step also leads a selective sidewall recessing to etch the exposed part of channel layer simultaneously, resulting in a reduction of gate leakage [43] , as shown in Fig. 5 . Then applying the LPO procedure, the wafer was immersed into the growth solution to generate a gate oxide at 50 o C for 15-30 min, yielding an oxidation rate of about 20 nm/h. After which, the oxide film selectively and simultaneously passivated the walls of the isolated surface. Utilizing the LPO, the proposed application uses the Au/Ge/Ni metal as a mask for selective oxide growth on InAlAs. Finally, the gate metal Au was deposited. The gate dimension and the drain-to-source spacing are 0.65 200 μm 2 and 3 μm, respectively. The current-voltage (I-V) properties were characterized using HP4156B, and the microwave on-wafer measurements were conducted from 0.45-50 GHz in common-source configuration using an Agilent E8364A PNA network analyzer at 300 K. 
Results and discussion
The oxide surface is mainly composed of Al 2 O 3 , although arsenic oxide and indium oxide may still remain to some extent, as confirmed by the values of the peak energy and energy separations of X-ray photoelectron spectroscopy (XPS) between main core levels (i.e., Al-2p, In-3d and As-3d) in the oxide phases. Figure 6 (a)-(c) show the XPS spectra of the surface of the etched samples by the citric buffer etchant before and after oxidation for Al-2p, In-3d, and As-3d core level, respectively. It is especially noteworthy that a stronger Al 2 O 3 peak is detected on the Al-2p spectrum before oxidation, and the H 2 O 2 plays a dominant role to achieve the selective etching. After oxidation, however, the signals of the Al-2p core level show that the Al oxides and AlAs on the surface are weak and even disappear after 2 h. This implies that the oxidizing materials of Al dissolve in this growth solution during the oxidation process, that is, Al oxide could be removed because etching in growth solution occurs through the repetition of formation and dissolution of oxide. Similar behaviors have also been investigated in AlGaAs material by LPO method [33] . . Before gate metallization, the root mean square (rms) value of surface roughness is estimated to be 0.72 nm and 0.14 nm by the H 3 PO 4 -based etchant and the CA-based etchant, respectively. These results are superior to those of previous studies using the same device structure [34] . That is, the device shows excellent etched uniformity by the citric buffer etchant. A good etched surface roughness is very important to achieve high device performance, which is very promising for power and microwave device applications. On the other hand, the oxide film provides an improvement in the breakdown voltage in terms of the gate leakage current of the MOS-MHEMT, supported by the typical gate-to-drain I-V characteristics, as shown in Fig. 8 . The reverse gate-to-drain breakdown voltage BV GD (turn-on voltage V ON ) of the MOS-MHEMT is as high as -33.7 V (1.5 V), followed by -16.4 V (1.1 V) for the MHEMT with CA-based etchant, and -11.8 V (0.9 V) for the MHEMT with H 3 PO 4 -based etchant. The BV GD and the V ON are defined as the voltage at which the gate current reaches 1 mA/mm. The higher V ON allows a larger induced current in the InGaAs channel, enhancing the capability of the device power. The gate leakage current can be suppressed by at least more than 4-5 orders of magnitude with an oxide film at V GD = -15 V. The smaller gate leakage current of MOS-MHEMT is owing to the MOS structure and the elimination of sidewall leakage paths that are directly passivated during the oxidation. In other words, the premium BV GD and V ON are attributed to the use of a thin InAlAs oxide film and the gate-recess processes. The measured unity-current-gain cutoff frequency f T and the maximum oscillation frequency f max are around 41 (22) GHz and 72 (39) GHz at maximum transconductance g m for MOS-MHEMT (MHEMT with CA-based etchant), respectively, as shown in Fig. 9(a) . These improved RF performances show the existence of a smooth and uniform etched surface after selective gate recessing by the CA-based etchant, which is superior to that of the H 3 PO 4 -based etchant. Furthermore, the enhanced RF performances show the existence of a MOS structure on conventional MHEMT by LPO, which is superior to the reference MHEMT. Fig. 9(b) shows the microwave characteristics versus the gate length for InAlAs/InGaAs MOS-MHEMT with an oxidized InAlAs as gate insulator. The gate-source capacitance Cgs extracted from the S-parameters of the MOS-MHEMT is lower than that of the reference MHEMT at the V GS with maximum g m . Based on these results, we conjecture that the reason for the increase of cutoff frequency for MOS-MHEMT may be partly attributed to the Cgs. 
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The I-V characteristics of the studied MOS-MHEMT is shown in Fig. 10(a) . Good pinch-off and saturation characteristics are achieved, though a significant resistance is obtained due to the nonoptimized source/drain contact formation and longer time oxidation. Fig. 10(b) shows the g m and the drain current density as a function of the V GS at V DS = 2 V for the same device. The maximum g m and the threshold voltage V th are 104 mS/mm and -0.55 V, respectively. Much higher g m and drain current density are expected with suitable device structure, such as inserting a Si-planar doping layer to enhance the carrier density. www.intechopen.com
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Conventional InAlAs/InGaAs MHEMTs drastically suffer from low breakdown voltages due to the enhanced impact ionization effects which occur in the narrow bandgap InGaAs channel. The impact ionization effect is dependent on channel electrical field and the amount of carriers (i.e., drain current). In MOS-MHEMT, however, the electrical field in the gate-to-drain region at a fixed V DS and V GS is smaller than that of the reference MHEMT due to the high barrier height between the gate metal and Schottky layer, resulting in the smaller channel electrical field (i.e., smaller impact ionization effect). In order to investigate the influence of the impact ionization effect, the gate current density as a function of V GS at different V DS is measured. The bell-shaped curve is the typical behavior of the impact ionization effect as shown in Fig. 11 [44, 45] . At pinch-off, i.e., V GS < V th , the gate current due to the tunneling effect is also observed. This gate current is very small due to the large diode breakdown voltage for MOS-MHEMT. However, for V GS > V th , the gate current is mainly attributed to the impact ionization current which is larger than the tunneling current. Clearly, a remarkable increase in the peak gate current takes place when devices are biased at a higher V DS . Because of the existence of a high electric field in the gate-to-drain region, significant hot electron phenomena occur in the narrow bandgap InGaAs channel. Furthermore, electrons can obtain high energy to generate electron-hole pairs through enhanced impact ionizations, resulting in the easier injection of holes into the gate terminal [46] . However, the peak gate current density for MOS-MHEMT is significantly improved as compared to that of reference MHEMT. Therefore, the electrons and holes generated by the impact ionization are decreased to further reduce the drain and gate current due to the native oxide layer. Fig. 11 . Comparison of the gate current density versus V GS at various V DS for the MOS-MHEMT and the reference MHEMT.
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So far, there have been many reports on InAlAs/InGaAs HEMT device performance, such as dc transfer characteristics, cutoff frequency, noise figure, output power density, and so on. The gate bias is operated above the threshold voltage, i.e., the device is in ON state. C. Jiang et al. have investigated the subthreshold current in short-channel GaAs/AlGaAs HEMT with and without a higher potential barrier in the buffer [47] . However, there are very few reports that discuss leakage current in the subthreshold region for InAlAs/InGaAs HEMT.
When the gate bias is as low as the pinch-off voltage, some carriers pass through the InGaAs channel. The subthreshold current depends on the device structures, fabrication processes, and epitaxial technology. It determines the ideal OFF state, and impacts the power dissipation and circuit applications, e.g., transmitter/receiver modules. Figure 12 shows the comparison of the subthreshold current density versus the gate bias at V DS = 0. the InGaAs capping layer in the LPO system (see Fig. 4 ). Besides, this process can simplify one mask and grow reliable oxide films as well as sidewall passivation layers simultaneously. Table I summarizes the DC characteristics among the LPO, UV-ozone, and ALD technology on the high-indium-content InAlAs/InGaAs MOS-HEMTs for other groups [27, 49] .
Conclusion
The oxidized InAlAs as the gate dielectric of InAlAs/InGaAs MOS-MHEMT, which was prepared by LPO at a low temperature before gate metallization, was demonstrated. The selective oxidation between oxide film and PR (or metal) has been studied, and the oxide surface composition for a long oxidation time has been evaluated. The XPS signals of the Al-2p core level indicate that Al and Al-oxides on the oxide surface are weak for a long oxidation time due to the strongly pH-dependent solubility of Al 2 O 3 . Moreover, as compared to the conventional InAlAs/InGaAs MHEMT, a larger gate bias operation, higher drain-to-source breakdown voltage, lower subthreshold current, lower gate leakage current with the suppressed impact ionization effect, and improved RF performances for the MOS-MHEMT make the proposed economic and low-temperature LPO suitable for device applications. The enhanced high-frequency performances due to the lower Cgs of MOS-MHEMT are expected, exhibiting its promising applications to millimeter-wave integrated circuit designs. Thus, the LPO provides new opportunities to explore many alternative dielectrics to produce gate oxides as well as effective passivation layers on III-V compound semiconductor devices.
Acknowledgements
